B. Poduel, P. Kansakar, S. R. Chhetri, and S. R. Joshi, “Design and Implementation of Synthesizable 32-bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL”, Nepal Journal of Science and Technology, vol. 15, no. 1, pp. 81–88, Feb. 2015.